Can the ahci/sata interrupt controller on the Udoo x86 board generate more than one interrupt simultaneously, i.e., the PxIS register have more than one bit set per interrupt?
